Category: Design visualization and analysis

Vendor: Concept Engineering

StarVision™ PRO provides engineers with the ability to quickly and easily understand and debug mixed-mode designs and to integrate IP building blocks into their complex SoCs and ICs.

RTL-Level, Gate-Level and SPICE-Level in one Integrated Debugging and Visualization Tool – Due to the increasing use of building blocks in SoC design, engineers need to work at different design levels (RTL, gate, transistor, analog, parasitic) as well as with different design languages and netlist formats. To support this challenge, Concept Engineering developed StarVision PRO, an integrated debugging cockpit for mixed-signal and digital design that makes analysis and debugging of complex SoC and IC designs easy and more transparent.

  • For debugging full chip before Tape out
  • For SOC integration teams
  • For engineers who want RTL to Parasitic debugging
  • Must have tool for CAD teams due to support of most industry standard formats


Request Demo
request-more-info-eval-button less padded


#schematic #SchematicAnalyzer #verilogSchematicViewer #VHDLSchematicViewer #NetlistAnalyzer #NetlistViewer #NetlistVerification


About Us

Customer service is our religion. We have an unsurpassed, proven ability to understand the issues you face, help you select the right tools, and support you like no other.
  • 4701 Patrick Henry Drive #1301 Santa Clara, CA 95054
  • 408-496-5890
  • 408-684-8854
  • Other Offices : Austin, TX | Irvine, CA | San Diego, CA

Ready to get started

We strive to become your technology partner and appreciate the opportunity to win your business. Let’s work together to ensure that your company is on the path to success.