More Info: India -Unified Digital and Mixed-Signal Debug
India -Unified Digital and Mixed-Signal Debug
March 21, 2018
2:00 AM - 3:00 AM (PDT)
Online Webinar, Hosted in India
Please note: This webinar is hosted in India at 3PM-4PM IST.
Ever wondered if there was simpler way to debug/visualise your Large Design Netlists or Post Layout Parasitic Files or Even the Clock Domains in your design?
Attend this Webinar for a way to be more productive and efficient in your Engineering Designs
What you will learn:
VISUALIZE: Render schematics on the fly for VHDL/Verilog/Spice level netlists to understand function of design easily. Supported formats include Verilog, VHDL, SystemVerilog, Liberty, SPICE, HSPICE, Spectre, Calibre, CDL, DSPF, SPEF.
PRUNE: Extract, navigate and save critical timing paths/fragments of design as Verilog/Spice/SPEF netlists with the ‘cone view’, for reuse as IP or external use in partial simulation
CLOCK TREE ANALYZER: Visualize and detect different clock domains in the design. Configure Clock cells and also verify the clock domain crossing.
CROSS-PROBE: Drag & drop selected components/nets between all design views (schematic, logic cone, Parasitic window and source code view) to cross probe and shorten debug time, especially during tape-out for full chip debug
PARASITIC: Visualize and analyze parasitic networks (Post layout formats: DSPF, RSPF, SPEF) and create SPICE netlists for critical path simulation
NETLIST REDUCTION: Instantly turn off/on parasitic structures in SPICE circuits for better comprehension of CMOS function
SKILL EXPORT: Export schematics and schematic fragments into Cadence Virtuoso Schematic for further optimization and debugging using in-build SKILL exporter and Symbol utility package.
ERC CHECK: Verify/debug connectivity especially for multi fan-in and fan-out nets by identifying floating input and output nets, heavy connected nets, etc.
HIERARCHY Vs FLAT: Ability to convert a Flat netlist into hierarchy and a hierarchical netlist into Flat using our extensive API tcl support
SEARCH & CONE: Using "Search and Cone" Feature to find that one transistor/component/module/net/port/gate in large flattened Netlist.
SOC OR MIXED SIGNAL DESIGN: Visualize, Debug and Analyze the RTL, GATE and SPICE Design in one cockpit!